

# Design of a Split-CLS Pipelined ADC with Full Signal Swing Using an Accurate but Fractional Signal Swing Opamp

Benjamin P. Hershberg, Skyler T. Weaver, Un-Ku Moon

Oregon State University

## **Student Contact:**

Ben Hershberg  
Oregon State University  
benhershberg@gmail.com  
503.970.6561

## **Professor Contact:**

Un-Ku Moon  
Oregon State University  
moon@eecs.oregonstate.edu  
541.737.2051

## **Abstract**

A Split-CLS realization, building on the technique of correlated level shifting (CLS), is introduced as a viable way to enable the design of high performance, high resolution A/D converters in deep submicron CMOS processes. It achieves very high effective gain, and combines the fast, high efficiency charging of a zero-crossing based circuit (ZCBC) with the high-accuracy, low power settling of a double-cascoded telescopic opamp. A dynamic zero-crossing detector (ZCD) conserves power in the ZCBC by only creating high bandwidth in the ZCD near the zero-crossing instant. Measured results are presented from a pipelined A/D converter fabricated in  $0.18\mu\text{m}$  CMOS. Using the Split-CLS structure, an opamp with 300mV output swing is used to produce a pipeline stage output swing of 1.4V. The proof-of-concept test chip achieves 68.3dB SNDR (11.1b ENOB) and 76.3dB SFDR while sampling at 20MHz, and consumes 17.2mW at 1.8V supply.

## **I. Introduction**

Switched capacitor amplification techniques are a nearly ubiquitous building block in the design of modern CMOS analog circuits. These methods allow designers to perform high accuracy, discrete time mathematical functions in the analog domain. The accuracy of this operation is often limited by finite loop

gain, an effect commonly referred to as finite opamp gain error. Traditionally, opamp designs such as telescopic, folded-cascode, and compensated multi-stage [1] were used to provide the requisite high gains needed. However, as CMOS feature sizes continue to scale, the supply voltage and intrinsic device gain of the newer processes have decreased. In the regime of supply voltages below 1.8V the use of traditional opamps becomes quite costly in terms of power, because the headroom requirements for proper biasing of all transistors in the opamp has not scaled as fast as supply voltage. The amplifier's transistors now demand most of the available supply voltage just to ensure high enough gain, leaving little or no voltage swing left for actual signal amplification. Less swing means that more power must be spent reducing noise by using larger capacitors and higher current in the active components. In modern supplies below 1V, using these traditional opamps becomes unfeasible.


There are several circuit and calibration techniques that have been proposed as a solution to this challenge. An early method proposed was to employ gain-boosting amplifiers [2][3]. While this will increase gain without sacrificing headroom, it comes at the cost of increased power and in deep submicron may still fail to free up sufficient headroom. Calibration is another technique that has been proposed in various ways [4][5], with the general idea of using a low accuracy amplifier and calibrating out the error digitally. Calibration has proven effective, even in deep submicron, although it often comes at the price of increased power and complexity and often still doesn't solve the low output swing problem. In a circuit based approach, correlated double sampling (CDS) is a switched capacitor technique which samples the opamp finite gain error present at the input of the opamp and cancels it from the feedback path [6]. However, CDS comes with a number of drawbacks in terms of power, speed, noise, and complexity. Many of the drawbacks of CDS derive from the fact that it removes the error at the input of the opamp. This is the key insight of correlated level shifting (CLS), which introduces a method for cancelling the error in the feedback path at the output of the opamp [7]. CLS suffers from almost none of the drawbacks of CDS and also comes with the very significant advantage of extending the effective output swing of an amplifier well beyond its normal range.

A different approach to scaling challenges is to look at amplification methods other than opamps. [8] suggests a residue amplification method using a single transistor amplifier. While this approach is feasible for lower and medium resolution, it does require calibration and is not suitable for high resolution applications. Another option is to use a comparator and current source to charge and detect the feedback circuit's settled condition, rather than explicitly settle to it with an opamp (Figure 1). This is the core idea

of zero-crossing based circuits (ZCBC), first proposed in [9], and expanded on in [10][11]. This has proven its applicability over a range of design specifications in modern processes, achieving power efficiency in line with the state of the art. However, the open-loop nature of ZCBC operation makes this technique difficult to design in a way that ensures sufficient linearity, particularly in a setting where significant tolerance to process, voltage, and temperature are important.

Although all these design approaches offer solutions in the regime of medium accuracy, analog techniques applicable to high accuracy remain limited. In this paper, we propose a technique for achieving efficient high accuracy amplification in modern processes. It was implemented as a pipelined ADC, which serves to further highlight the need for such a technique; although ADCs have scaled exceptionally well in medium resolution architectures (particularly low power SAR ADCs [12]-[14]), there is a notable scarcity of high resolution nyquist converters implemented in deep submicron processes. The Split-CLS technique of this paper offers a solution to this technology gap.

This paper is organized as follows. Section II introduces the concept of Split-CLS, which is then extended to a specific implementation of Split-CLS incorporating ZCBC in Section III. Section IV addresses various implementation details of the prototype Split-CLS structure. Furthermore, a Dynamic ZCD designed to improve power efficiency of ZCBC systems is introduced in Section V. Section VI presents measured results taken from a fabricated test chip, and Section VII concludes.



**Figure 1 - Basic theory of operation for a zero-crossing based circuit (ZCBC). Rather than use an opamp to force  $V_x$  to zero, we can use a zero-crossing detector (ZCD) and current source to charge the output and detect when  $V_x = 0$ .**


## II. Split-CLS

### A. Basic CLS Structure

The basic CLS MDAC structure introduced in [7] and shown in Figure 2 can be used to reduce finite opamp gain error and increase the opamp's useful output swing. After sampling the input ( $\Phi_S$ ), the MDAC switches into an amplification configuration ( $\Phi_A$ ). CLS occurs during this amplification phase in two steps: estimation ( $\Phi_{EST}$ ) and level shifting ( $\Phi_{CLS}$ ). In  $\Phi_{EST}$  the opamp is connected directly to the output, which allows the CLS capacitor to sample an estimate of the correct output voltage with respect to the opamp output common mode (or any other analog reference). In  $\Phi_{CLS}$ ,  $C_{CLS}$  is coupled between the MDAC output and the opamp output, which level shifts the opamp output back to  $V_{CMO}$ . The opamp now only processes the error of the initial estimate (the signal has been cancelled in the feedback path), which will reduce the finite opamp gain error and requires only enough opamp output swing as is necessary to correct this error.

Using the same set of assumptions and simplifications made in the derivation of equation 22 of [7] and adding an additional assumption that the opamp is single stage (which we will later see is true for our use), we see that the final effective gain ( $A_{EFF}$ ) of the structure is related to the opamp gain during  $\Phi_{EST}$  and  $\Phi_{CLS}$  as

$$A_{EFF} \propto A_{EST} \cdot A_{CLS} \quad (1)$$



**Figure 2 - Correlated level shifting (CLS).**

### B. Split-CLS

A useful observation that we can make about CLS is that the gains  $A_{EST}$  and  $A_{CLS}$  do not necessarily need to be the same or even come from the same amplifier. Moreover, the amplifier requirements for  $\Phi_{EST}$  and  $\Phi_{CLS}$  differ. By splitting the amplifier in Figure 2 into two separate amplifiers and then designing each amplifier with its specific requirements in mind, we can improve the overall performance of CLS in terms of power, speed, and accuracy. Figure 3 shows a generalized single ended Split-CLS structure. AMP1 processes the full signal during  $\Phi_{EST}$  and is directly connected to the output load. Therefore, for optimum performance it should have as large of an output swing as possible and high slewing capabilities. By contrast, AMP2 must only process the small error term remaining after  $\Phi_{EST}$  and charges the output indirectly through  $C_{CLS}$ ; if  $C_{CLS}$  is sized appropriately, the output swing and slew requirements for AMP2 are much smaller than for AMP1.



### III. Opamp/ZCBC Split-CLS

There are many possible amplifier topologies that could be promising choices for AMP1 and AMP2 in Split-CLS. For the remainder of this paper we will explore the design of one possible configuration, the Opamp/ZCBC Split-CLS structure.

#### A. AMP1

As mentioned in Section I, designing a high gain amplifier to have large output swing in deep sub-micron technologies using traditional opamp topologies is difficult. Ultimately, it will probably require a multi-stage approach so that the output stage can be a single PMOS/NMOS pair. The compensation required to make such an amplifier stable will place an upper bound on the best case power-to-speed ratio. On the other hand, if we consider some alternative amplification techniques, we may get better results. A ZCBC is a particularly attractive AMP1 choice. Unlike traditional opamps, the power requirement of the sense circuitry (the ZCD) is ideally unrelated to the size of the output load, and in practice only weakly related. For this reason, ZCBCs are capable of excellent slewing efficiencies. Another key benefit of using ZCBC amplification is that the current source and ZCD can be shut off after  $\Phi_{EST}$ , which will save considerable power compared to using an opamp for AMP1. Since the current sources shut off internally,  $S_1$  of Figure 3 is no longer needed.

A major challenge in ZCBC designs is achieving high-accuracy amplification at high speed. Any signal-dependent effects in the ZCD decision time-delay, output current source, or switches will directly impact the overall accuracy. Slower operation reduces the influence of all of these problems, but ideally we would like AMP1 to charge the output very quickly. Deterministic errors are not the only challenge, however. The open-loop nature of ZCBC makes it susceptible to internal and external transient variations and integrated noise. Whereas an opamp in feedback can suppress these memory effects, a ZCBC is not always able to.

Ultimately, the strength of pure ZCBC appears to lie more in its high power efficiency at medium to high speeds with medium resolution than in the realm of high accuracy. At low speeds, high accuracy is less attractive because of the higher ratio of ZCD static current to current source dynamic current. At higher speeds, high accuracy is hard to achieve due to the linearity challenges mentioned previously. We can relax many of the accuracy challenges of ZCBC by treating it as a coarse, fast, high efficiency charging device, and leave the high accuracy settling to an opamp (AMP2) which is better suited to such a task. From the traditional amplification perspective, this approach can be seen as a way to improve the slewing efficiency


of an opamp. From the perspective of ZCBC, this can be seen as a method for extending the use of ZCBC into higher resolution applications by alleviating many of its critical issues with the application of linear feedback.

This idea of using a coarse charging device paired with an opamp was previously explored in [15] by connecting both coarse and fine charging devices directly to the output. Although this could potentially improve power efficiency, errors from low opamp gain and low output swing are not reduced like they are with CLS. In addition, the opamp must be designed so that it will not charge the output while the coarse charging device is operating. By contrast, AMP2 in Split-CLS is held in a fixed state during  $\Phi_{EST}$  by simply shorting its output.

### *B. AMP2*

The device chosen for AMP2 in the implemented Split-CLS structure is a double-cascoded telescopic opamp, shown in Figure 4. This structure's merits lie in its high speed and high gain relative to power consumption. It is much easier to guarantee stability for a single stage opamp than for a two-stage opamp. By trading output swing for gain with additional cascode transistors, high gain is obtained without the use of gain-boosting amplifiers or other techniques that would require additional power. Typically, the drawback of a telescopic opamp is that it has a small output swing due to the cascoding transistors and a low slew rate due to the lack of a high current output stage. However, as discussed earlier, AMP2 requires neither high output swing nor high slew rate. The opamp employs the switched capacitor common-mode feedback of [16].

The amount of error remaining at the end of  $\Phi_{EST}$  and the size of  $C_{CLS}$  determine AMP2's output swing requirement.  $C_{CLS}$  also affects the effective gain of the overall structure, and for a single stage amplifier, increasing  $C_{CLS}$  will increase effective gain (at the cost of higher output load) [7]. Therefore, after sizing  $C_{CLS}$  to meet the minimum output swing requirement, only if more effective gain is needed in the structure should the value of  $C_{CLS}$  be increased further.




**Figure 4 – Double cascoded opamp used for AMP2.**

### C. Full Structure


The Opamp/ZCBC Split-CLS MDAC amplifier structure is presented in Figure 5 with corresponding timing and waveform diagrams in Figure 6. In addition to the opamp and ZCBC circuitry, the structure contains a set of capacitive DACs which are used to cancel ZCBC overshoot prior to the start of opamp settling (explained in Section IV).

During  $\Phi_S$  the input capacitors sample the input while the ZCD and current sources are shut off and the opamp idles. At the beginning of  $\Phi_A$  the amplification operation begins with a short pre-charge phase  $\Phi_{PC}$ , during which several things occur simultaneously: the pre-charge switches ( $S_{PC}$ ) charge the output nodes to  $V_{DD}$  and  $V_{SS}$ , the current sources ( $I_N, I_P$ ) are turned on, the ZCD internally switches into a startup configuration (discussed in Section V), the opamp output and bottom plate of  $C_{CLS}$  is connected to a low-impedance reference through  $S_{OP}$ , and the overshoot cancellation DACs ( $C_{DAC}$ ) are connected to the output. When the pre-charge switches open at the end of  $\Phi_{PC}$  the current sources freely charge the output load with a linear ramp until the zero crossing of  $V_{X+}$  and  $V_{X-}$  is detected by the ZCD and the current sources are switched off. When the digital output of the ZCD flips, an asynchronous timing block is activated. This block facilitates the cancellation of the ZCBC overshoot by flipping the  $S_{DAC}$  switches to the alternate supply voltage. After the overshoot cancellation is settled, the timing block disconnects  $C_{DAC}$  from the

output (in order to minimize the capacitive load that the opamp must drive) and opens the shorting switches  $S_{OP}$ , allowing the opamp to begin freely settling to the final output voltage until the end of  $\Phi_A$ .



**Figure 5 – Opamp/ZCBC Split-CLS structure.**



**Figure 6 – Timing and waveforms of the Opamp/ZCBC Split-CLS structure.**

## IV. Implementation Details

### A. Current sources

One of the current sources used in the ZCBC implementation ( $I_N$ ) is shown in Figure 7. The design of  $I_P$  is an analogous PMOS current source. Transistor  $S_{ISRC}$  is designed to operate more like a switch than a cascode device in order to maximize the ZCBC output swing. As a fast, coarse charging device, a single transistor current source provides sufficient linearity. By switching the current source at its drain, there will be some initial non-linearity as the inversion layer of  $S_{ISRC}$  is created and the drain of  $M_1$  rises from  $V_{SS}$  to a voltage slightly below  $V_{O-}$ . It is for this reason that digital signal  $D_C$  (generated by the ZCD) transitions low at the beginning of  $\Phi_{PC}$  while the output is being shorted to a supply, allowing the initial switching transients to resolve and ensuring a linear ramp on the output right after  $\Phi_{PC}$  goes low.




Figure 7 – ZCBC current source  $I_N$

### B. Switches

Unlike opamp settling, where the amount of current (and any resulting IR drop) flowing through the switches in the MDAC will converge to zero as the output settles, in ZCBC the current through the switches remains high. Even as a coarse charging device, switch linearity during the ZCBC operation is something that must be addressed.

The bootstrapping switch of [17] was used to create a small signal-independent on-resistance for switches in the feedback path. All of the switches that are closed during  $\Phi_S$  are bootstrapped. Even though the bottom plate sampling switches controlled by  $\Phi_{Sa}$  have a fixed gate-to-source voltage, that voltage is only  $V_{DD} - V_{CM}$ . By bootstrapping the switch,  $V_{GS}$  is made twice as large, yielding an overall reduction in switching power compared to using a single transistor switch. Of the switches that are asserted in  $\Phi_A$ , only the ones in the MDAC feedback loop are bootstrapped. The MDAC reference voltage switches used in  $\Phi_A$  already


have constant and sufficiently large  $V_{GS}$ .  $S_{OP}$  is also outside of the feedback path and with fixed  $V_{GS}$ , so it is implemented as a single-transistor switch.

### *C. Overshoot cancellation*


The primary challenge of pairing a ZCBC with an opamp is the differential output offset (or “overshoot”) introduced by the finite time delay between when the inputs of the ZCD cross to when the current sources turn off. In a pure ZCBC pipelined ADC this overshoot is passed down the pipeline and the signal-independent portion of it will manifest itself as a DC offset in the final digitized signal. This static offset can be canceled on a global level, and one such approach to this is shown in [11]. A global correction like this is not possible in the case of Split-CLS; the overshoot must be cancelled completely before being passed on to the next stage. This is because the opamp will attempt to settle such that  $V_{X-} = V_{X+}$ . Any differential DC offset at these nodes will be processed by the opamp as if it were error. In practice, this overshoot can be several hundred millivolts, and if the opamp is left to cancel it directly, we must sacrifice an inordinate amount of either opamp output swing or increased size of  $C_{CLS}$  in order to keep the opamp transistors in saturation – negating our previous assumptions and benefits related to the low-swing and low-slew requirements for the opamp.

As shown in Figure 8, the overshoot consists of a signal-independent portion and a smaller signal-dependent portion. (The signal-dependent portion can also be thought of as the “finite gain-error” of AMP1.) The signal-dependent portion is not predictable or cancellable, but the signal-independent portion is. Figure 8 illustrates the cancellation method implemented in this paper – the explicit cancellation of the overshoot voltage. However, rather than cancelling the overshoot explicitly, it is also possible to prevent it from occurring in the first place by designing the ZCD with an input referred offset so that it will trip earlier. Likewise, we could let the overshoot occur, but design the opamp with an input referred offset to match the magnitude of the overshoot at its inputs.

Cancellation with the digitally programmable capacitor DAC of Figure 9 has the benefit of flexibility in a test environment, and was chosen for this reason. Explicit cancellation also makes the Split-CLS structure compatible with integrators, where the accumulation of ZCBC overshoot can quickly saturate the integrator output. The DAC illustrated in Figure 9 is  $C_{DAC+}$  of Figure 5.  $C_{DAC-}$  is similar, but with  $V_{DD}$  and  $V_{SS}$  swapped on the lower reference nodes.



**Figure 8 – All components of ZCBC overshoot will be processed by the opamp as error. To minimize this error, we must cancel the signal-independent portion of the overshoot as best as possible prior to level-shifting.**




**Figure 9 – Programmable overshoot cancellation DAC.**

*D. Asynchronous timing block*

There are several signals that must be generated between the time that the ZCD transitions and the opamp begins settling the output. These signals are generated by an asynchronous timing block, shown in Figure 10. The switch  $S_{DAC}$  in Figure 5 is actually two switches:  $S_{sample}$  and  $S_{cancel}$  of Figure 9. These switches are either NMOS or PMOS depending on the supply that they're connected to (which are opposite for  $C_{DAC+}$  and  $C_{DAC-}$ ), so all polarities must be generated. The asynchronous timing block allows the level shifting

phase to be started automatically by the ZCD's output ( $D_C$ ), maximizing the time that the opamp has to settle and greatly simplifying the clocking scheme compared to [7].



**Figure 10 - Asynchronous timing block used to facilitate the transition from ZCBC to opamp operation**

## V. Dynamic Zero Crossing Detector

The ZCD in a differential ZCBC system is typically statically biased while the current sources are ramping the output [9][11]. A useful observation that we can make in this regard is that the ZCD's bandwidth requirements depend on the relative position of its inputs. When the inputs of the ZCD are close to crossing, we know that the ZCD must trip soon, so we would like to have a high  $g_m$  in order to minimize both the ZCD's absolute time-delay and variation in time-delay. By contrast, when the inputs are still far apart we can infer that the ZCD is not yet close to tripping, so there is very little benefit to having a high bandwidth in the detection circuit. Therefore, if we redistribute the power consumption of the ZCD to concentrate the use of current around the detection instant itself, we can optimize power efficiency and minimize static power dissipation.


### A. Basic Structure and Operation

A simple way to dynamically scale the power of a ZCD is to adjust the tail current ( $M_1$  in the ZCD of Figure 11). A more challenging question is how to detect when this current should be scaled. One possibility lies in the output nodes themselves; because the ZCD's gain ( $A_{ZCD}$ ) is finite, the outputs will begin to transition before the actual zero-crossing. The output itself provides us with a transitioning signal that always precedes the zero-crossing by a fixed amount.


Figure 11 presents the basic structure and theory of operation of the proposed Dynamic ZCD. Initially, during  $\Phi_{PC}$ , tail transistor  $M_1$ 's gate node ( $V_B$ ) is charged via switch  $M_3$  to a static bias. On the falling edge of  $\Phi_{PC}$ ,  $V_B$  is disconnected from this reference and left at a fixed but floating voltage. The inputs ( $V_{i+}$ ,  $V_{i-}$ ) are still relatively far apart, and if  $A_{ZCD}$  is sufficiently large, the outputs  $V_{O+}$  and  $V_{O-}$  are saturated at the maximum value of the ZCD's output swing. Node  $V_{O-}$  will remain close to  $V_{SS}$  in this saturated state until

$$A_{ZCD}(V_{i+}-V_{i-}) \approx (V_{O+}-V_{O-}) \quad (2)$$

At this point the voltage at  $V_{O-}$  will begin to rise and, via the feedback capacitor  $C_{FB}$ , the floating node  $V_B$  will also rise by some proportional amount, increasing the tail current ( $I_{tail}$ ). Around the detection instant, the  $g_m$  of the ZCD is at a maximum. Once the ZCD decision is registered by the dynamic inverter at the output of  $V_{O+}$ , switch  $M_2$  connects  $V_B$  to  $V_{SS}$  and shuts off the ZCD.



(a)




(b)

**Figure 11 – Differential dynamic zero-crossing detector. (a) Simplified schematic of proposed ZCD (b) example ZCD waveforms demonstrating dynamic rationing of power.**

## B. Implementation Details

The complete schematic of the Dynamic ZCD is given in Figure 12. Specific implementation considerations are discussed in the following sub-section.




**Figure 12 - Detailed view of the Dynamic ZCD, including pre-charge switches, output load matching, dynamic output inverters, and shutoff switches.**

### i. Startup Behavior

For the ZCD to be properly biased at the end of  $\Phi_{PC}$ , not only must  $V_B$  be at a constant voltage, but  $V_{O-}$  must be as well. At the beginning of  $\Phi_{PC}$  the ZCD is brought out of shutoff, and  $V_{O-} = V_{DD}$ .  $V_{O-}$  must then settle during the short  $\Phi_{PC}$  phase to its initial steady-state voltage (which will be a few hundred millivolts above  $V_{SS}$ ). Incomplete settling of  $V_{O-}$  is problematic:  $V_{O-}$  is coupled to  $V_B$  through  $C_{FB}$  and if  $V_{O-}$  continues to fall after the end of  $\Phi_{PC}$ ,  $V_B$  and  $I_{tail}$  will drop as well. This scenario is very likely, because the initial bandwidth of the ZCD during  $\Phi_{PC}$  is intentionally low. Due to these concerns,  $V_{O-}$  is pre-charged to  $V_{SS}$ . This ensures fast and signal-independent settling and guarantees that  $I_{tail}$  will be greater than zero. It does, however, come at the price of power efficiency (as we will see later), so the size of  $V_{JUMP}$  should be made as small as possible. The resulting transient ZCD waveforms are shown in Figure 13.

The initial voltage of the other output node,  $V_{O+}$ , is also critical. During  $\Phi_{PC}$   $V_{O+}$  is set to  $V_{DD}$  for two reasons. First,  $V_{O+}$  must remain above the PMOS threshold voltage ( $V_{TP}$ ) of the dynamic output inverter.

Second, with  $V_{O-}$  simultaneously held at  $V_{SS}$ , this will provide a good approximation of the common mode feedback (CMFB) bias condition that will exist right after  $\Phi_{PC}$  ends. It is important to match this CMFB condition as best as possible in order to minimize any settling ripple which could occur. Any transient ripple larger than  $V_{TP}$  will also cause the dynamic inverter to trip in error.



**Figure 13 – Transient behavior of  $V_{O+}$ ,  $V_{O-}$ , and  $V_B$  during and immediately after pre-charge. To ensure proper operation,  $V_{O+}$  must not dip below  $V_{TP}$  and  $V_B$  must stay above  $V_{REF}$  after  $\Phi_{PC}$  goes low.**

### *ii. Detection and Shutoff*

If not for the presence of the shutoff switches controlled by  $S_{off}$ , the ZCD's internal voltages would continue to change even after the ZCD trips because the CMFB will begin to pull  $V_{O+}$  and  $V_{O-}$  toward  $V_{DD}$  after M1 is turned off. To ensure that the ZCD doesn't affect the charge at nodes  $V_{X+}/V_{X-}$  (in Figure 5) in any way except during its own operation, the internal nodes of the input amplifier are brought to  $V_{DD}$  immediately after the zero-crossing is detected, and held there until the next pre-charge phase.

### *iii. Dynamic Inverters*

As a direct consequence of pulling  $V_{O+}$  back to  $V_{DD}$  immediately after the zero-crossing, the ZCD decision must be latched. Dynamic inverters were used to accomplish this. The dynamic inverter connected to  $V_{O+}$

is shown explicitly, and the rest are denoted with a “D”. Alternating pull-high and pull-low inverter styles are used in the output chain. During  $\Phi_{PC}$  the inverters are reset.

#### iv. Symmetric Loading

$V_{O+}$  and  $V_{O-}$  as shown in Figure 11 have unbalanced capacitive loads, which affect the transient behavior of the CMFB and time-delay of the ZCD. We can better balance the outputs by adding a small capacitance  $C_{FB}'$  to  $V_{O+}$ . Even more importantly, the dip in  $V_{O+}$  directly following pre-charge due to settling can be reduced by the additional capacitance of  $C_{FB}'$ , ensuring that  $V_{O+}$  will remain above  $V_{TP}$ .

### C. Design Considerations

The ramp rate of the inputs, the values of  $A_{ZCD}$ ,  $C_{FB}$  and  $V_{REF}$ , and the pre-charge value of  $V_{O-}$  are inter-dependent design variables which all factor into how much power savings can ultimately be achieved with the Dynamic ZCD versus a more typical ZCD. The ramp rate of the inputs is typically set by an external design requirement, and for this reason, it is a good starting point to consider.

Let us define a few timing variables before proceeding with analysis. As shown in Figure 11.b, the time when  $V_{O+}$  begins rising to when the zero-crossing occurs is denoted  $t_e$ , and the time delay between the zero-crossing moment and the output of the ZCD latching is denoted  $t_d$ . The value of  $t_e$  can be expressed mathematically as:

$$t_e = \frac{V_{O+(sat)} - V_{O-(sat)}}{A_{ZCD} \cdot \frac{d(V_{i+} - V_{i-})}{dt}} \quad (3)$$

Where  $V_{O(sat)}$  is the saturated full-swing value of  $V_{O}$ . The value of  $t_d$  depends mainly on the bandwidth of the ZCD at the zero-crossing instant, so if  $t_e$  is larger than some constant, we are increasing the bandwidth earlier than necessary. Thus, for this analysis we can reasonably approximate the optimal value of  $t_e$  to be constant with respect to different ramp rates. From (3), the relation between  $A_{ZCD}$  and the ramp rate now becomes

$$\frac{1}{A_{ZCD}} = c_1 \cdot \frac{dV_i}{dt} \quad (4)$$

where  $c_1$  is a constant. In other words, the slower the ramp rate, the larger  $A_{ZCD}$  should be made. If  $A_{ZCD}$  is not made large enough to satisfy this equation, then power is not being optimally utilized.

Not only does efficiency depend on how optimally we distribute the power consumption in time, it also depends on the ratio between the initial ZCD current shortly after pre-charge ( $I_{T1}$ ) to the final ZCD current when it latches ( $I_{T2}$ ), which is:

$$\frac{I_{T1}}{I_{T2}} = \left( \frac{L + C_{FB} \cdot V_{JUMP}}{L + C_{FB}(V_{TRIP} - V_{OPC})} \right)^2 \quad (5)$$

where

$$L = (C_{FB} + C_P)(V_{REF} - V_{TN}) \quad (6)$$

$C_{FB}$  is the sum of all explicit and parasitic capacitances between  $V_B$  and  $V_{O-}$ ,  $C_P$  is a capacitor from  $V_B$  to  $V_{SS}$  that represents all other parasitic loading on  $V_B$ ,  $V_{OPC}$  is the pre-charge value of  $V_{O-}$ ,  $V_{JUMP}$  is shown in Figure 13 for  $V_{OPC} = V_{SS}$ , and  $V_{OTRIP}$  is the value of  $V_{O-}$  when the ZCD latches. To maximize efficiency, we want to minimize  $I_1/I_2$ . From (5) and (6), we see that this can be done foremost by minimizing  $V_{REF} - V_{TN}$  and  $V_{JUMP}$  so that they are much smaller than  $V_{TRIP} - V_{OPC}$  and then by increasing the size of  $C_{FB}$  relative to  $C_P$ .

In reality, there are many other considerations which play into the overall efficiency of the Dynamic ZCD. For example, the assumption that  $A_{ZCD}$  is constant is an approximation, because current is being dynamically changed. While this discussion has explored general design concepts, the inter-dependency of the design variables and time-varying nature of important circuit parameters means that no simple analytical model is available and transient simulations of the Dynamic ZCD are a vital part of the design process.

## VI . Experimental Results

A pipelined ADC incorporating the Split-CLS structure (with Dynamic ZCD) was fabricated in a 0.18 $\mu$ m CMOS technology. Designed for testability and proof-of-concept, the prototype ADC is composed of 10 identical 1.5b/stage pipeline stages followed by a 1.5b flash backend. The telescopic opamp was designed to maintain better than 70dB open-loop gain for a 300mV differential output swing. Including the contribution of the ZCBC amplification, the total effective open-loop gain of the Split-CLS structure was designed to be more than 110dB. Measurement results, previously given in [18], are presented in Table 1

and Figure 15. The SFDR is limited by even harmonics that were not present on a previous version of the test board, which suggests that the source of error may originate from outside of the chip. The ADC maintains better than 66dB SNDR for  $f_{in}$  up to  $f_{nyquist}$ , and the roll-off above this frequency seen in Figure 15b is limited by input sampling switch linearity and was predicted by simulation.

The overshoot cancellation DACs were implemented with independent digital controls for each stage as well as independent control of the two DACs within each stage. The high bandwidth of the Dynamic ZCD helped to create a very consistent amount of overshoot across all stages of the pipeline. All measured results presented in this paper were taken with a single static DAC code applied to all DACs in the pipeline. This consistency across all stages indicates that the overshoot cancellation can be implemented as a signal global control in the future.


The test chip did not support disabling of the opamps, so a characterization of the Dynamic ZCD without the influence of the opamp was not possible. However, the high tolerance to certain internal and external variation in  $t_d$  provided by the high bandwidth at the critical zero-crossing instant was measurable. In test, the ZCD bias current  $I_{ref}$  was varied between  $5\mu A$  and  $50\mu A$  with no observable change in performance besides power and with all other controls held constant.

Comparing the power efficiency of the Dynamic ZCD to other ZCDs is only meaningful when placed in the context of the same design. In simulation, the ZCD of [11] and the Dynamic ZCD were both configured to have the same  $t_d$  and input ramp rate which were used in the design of the fabricated test chip. Based on these simulations, it was found that the Dynamic ZCD can be configured to consume at least four times less power than its conventional counterpart. We can expect progressively higher efficiencies for designs using a slower ramp rate because the high bandwidth time ( $t_e + t_d$ ) becomes a proportionally smaller fraction of the total ZCD on-time. This efficiency comparison is by no means a generalized conclusion, because it was compared within the context of a design that doesn't require high accuracy, high input range, or low noise. In designs where these factors are more critical, the relative efficiencies may be different.


The FoM is 344fJ/conversion-step at  $f_s=10MHz$  and 406fJ/conversion-step at 20MHz. Application of common design techniques such as stage scaling, multi-bit quantization, and opamp sharing, as well as the removal of the cancellation DACs in favor of a global ZCD input offset control can be applied to significantly extend power efficiency.

Technology	0.18 $\mu$ m CMOS			
Supply Voltage	1.8V			
Input Voltage Range	1.4V			
Sampling Frequency	$f_s = 10$ MHz		$f_s = 20$ MHz	
ENOB	11.3b		11.1b	
SNR	69.6dB		68.3dB	
SNDR	69.5dB		68.3dB	
SFDR	78.8dB		76.3dB	
Power (analog/digital)	7.2mW	1.2mW	15.0mW	2.2mW
FoM	343.5 fJ/step		405.5 fJ/step	


**Table 1 – Performance summary**




**Figure 14 – Die micrograph.**




(a)



(b)



(c)



(d)

**Figure 15 – Measured results. (a) ADC output spectrum for  $f_s=20\text{MHz}$  (b) SNDR vs.  $f_{in}$  up to  $2f_{nyquist}$  (c) INL (d) DNL**

## VII. Conclusion

In this paper we have introduced the concept of Split-CLS to enable high accuracy switched capacitor amplification in modern processes by creating extremely high effective gain. In the prototype implementation, power efficiency is accomplished by using a ZCBC for fast, coarse charging of the output load followed by fine settling with a low power, high gain double cascoded telescopic opamp. From the perspective of ZCBC systems, the implemented Split-CLS structure allows us to relax design requirements and increase the robustness of ZCBCs by the application of linear feedback. The Dynamic ZCD introduced in this paper provides further efficiency improvements to ZCBC systems.

## Acknowledgement

This work was funded by the Semiconductor Research Corporation and the Center for Design of Analog-Digital Integrated Circuits. The authors would like to thank Jazz Semiconductor for providing fabrication.

## References

- [1] P.R. Gray, P. J. Hurst, S. Lewis, R. G. Meyer, "Analysis and Design of Analog Integrated Circuits," Wiley & Sons, 2001, pp. 425 - 452
- [2] K. Bult, G. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," *Solid-State Circuits, IEEE Journal of*, vol.25, no.6, pp.1379-1384, Dec 1990
- [3] C. Yun, Gray, P.R. Gray, B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," *Solid-State Circuits, IEEE Journal of*, vol.39, no.12, pp. 2139- 2151, Dec. 2004
- [4] B. Murmann, B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," *Solid-State Circuits, IEEE Journal of*, vol.38, no.12, pp. 2040- 2050, Dec. 2003
- [5] A.N. Karanicolas, H.S. Lee, K.L. Barcrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," *Solid-State Circuits, IEEE Journal of*, vol.28, no.12, pp.1207-1215, Dec 1993
- [6] C. Enz, G.C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," *Proceedings of the IEEE*, vol.84, no.11, pp.1584-1614, Nov 1996
- [7] B. R. Gregoire, U. Moon, "An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain," *Solid-State Circuits, IEEE Journal of*, vol.43, no.12, pp.2620-2630, Dec. 2008

- [8] J. Hu, N. Dolev, B. Murmann, "A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Source Follower Residue Amplification," *Solid-State Circuits, IEEE Journal of*, vol.44, no.4, pp.1057-1066, April 2009
- [9] J.K. Fiorenza, et. al., "Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies," *Solid-State Circuits, IEEE Journal of*, vol.41, no.12, pp.2658-2668, Dec. 2006
- [10] L. Brooks, H.S. Lee, "A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC," *Solid-State Circuits, IEEE Journal of*, vol.42, no.12, pp.2677-2687, Dec. 2007
- [11] L. Brooks, H.S. Lee, "A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC," *Solid-State Circuits, IEEE Journal of*, vol.44, no.12, pp.3329-3343, Dec. 2009
- [12] C. Liu, et. al., "A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation," *ISSCC Dig. Tech. Papers*, pp.386-387, Feb. 2010
- [13] M. Yoshioka, et. al., "A 10b 50MS/s 820 $\mu$ W SAR ADC with on-chip digital calibration," *ISSCC Dig. Tech. Papers*, pp.384-385, Feb. 2010
- [14] W. Liu, P. Huang, Y. Chiu, "A 12b 22.5/45MS/s 3.0mW 0.059mm<sup>2</sup> CMOS SAR ADC achieving over 90dB SFDR," *ISSCC Dig. Tech. Papers*, pp.380-381, Feb. 2010
- [15] C.T. Peach, U. Moon, D.J. Allstot, "An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 $\mu$ m CMOS," *Solid-State Circuits, IEEE Journal of*, vol.45, no.2, pp.391-400, Feb. 2010
- [16] D.A. Johns, K. Martin, "Analog Integrated Circuit Design," Wiley & Sons, 1997, p. 291
- [17] M. Dessouky, A. Kaiser, "Very low-voltage digital-audio  $\Delta\Sigma$  modulator with 88-dB dynamic range using local switch bootstrapping," *Solid-State Circuits, IEEE Journal of*, vol.36, no.3, pp.349-355, Mar 2001
- [18] B. Hershberg, S. Weaver, U. Moon, "A 1.4V signal swing hybrid CLS-opamp/ZCBC pipelined ADC using a 300mV output swing opamp," *ISSCC Dig. Tech. Papers*, pp.302-303, Feb. 2010